



From Nand to Tetris

Building a Modern Computer from First Principles

Lecture 1

Boolean Logic

Slide deck for Chapter 1 of the book

The Elements of Computing Systems (2nd edition)

By Noam Nisan and Shimon Schocken

MIT Press

Chapter 1: Boolean logic

Theory

- Basic concepts • Nand

Practice

- Logic gates
- HDL
- Hardware simulation •

Multi-bit buses

Project 1

- Introduction • Chips
- Guidelines

Boolean values



Boolean values



Boolean
values



off

on

no

false

yes

true

0 1



Different labels, all referring to two possible states.

George Boole 1815 - 1864

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 5

Boolean values

b_1b_0



1 binary variable: 2 possible states

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 6

Boolean values

b_1b_0

1 binary variable: 2 possible states



2 binary variables: 4 possible states



Boolean values

$b_2 b_1 b_0$

1 binary variable: 2 possible states





2 binary variables: 4 possible states


Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 8

Boolean values

... b_1b_0
 b_2

1 binary variable: 2 possible states





2 binary variables: 4 possible states



3 binary variables: 8 possible states



...

Boolean values

$b_2 b_1 b_0$

...



1 binary variable: 2 possible states

2 binary variables: 4 possible states



3 binary variables: 8 possible states



...

Question: How many different states can be represented by N binary variables?

Boolean values

$b_2 b_1 b_0$

...



1 binary variable: 2 possible states



2 binary variables: 4 possible states



3 binary variables: 8 possible states



states can be represented by N
binary variables?



...

Answer: 2^N

Question: How many different

Boolean functions

$x\ y$	f
0 0	0
0 1	0
1 0	0
1 1	1

Boolean functions

$x\ y$	f
0 0	0

0 1	0
1 0	0
1 1	1

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 13

Boolean functions

$x \ y$	f
0 0	0
0 1	0

1 0	0
1 1	1

y
 f
 x
 $f(x,y)$

$f(x,y) = 1$ when $x == 1$ and $y == 1$
 otherwise

Boolean functions y

$x \ y$	And
0 0	0
0 1	0
1 0	0
1 1	1

And(x,y) =

Boolean function

And

$x_{\text{And}}(x, y)$

otherwise

1 when $x == 1$ and $y == 1$ 0

A function that operates on boolean variables, and returns a boolean value

Simple boolean functions (like And):

- Sometimes called *operators*
- Their variables are called *operands*
- $x \text{ And } y$ can also be written as $x \& y$

Boolean functions

$x \text{ And } y$	
$x \ y$	And
0 0	0
0 1	0

1 0	0
1 1	1

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 16

Boolean functions

x And y x Or y

$x y$	And
0 0	0
0 1	0
1 0	0
1 1	1

$x y$	Or
0 0	0
0 1	1
1 0	1
1 1	1

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 17

Boolean functions

x And y x Or y Not(x)

$x y$	And
-------	-----

0 0	0
-----	---

0 1	0
1 0	0
1 1	1

0 0	0
0 1	1
1 0	1
1 1	1

x	Not
0	1
1	0

$x y$	Or
-------	----

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 18

Boolean functions

x And y x Or y Not(x)

$x y$	And
0 0	0
0 1	0
1 0	0
1 1	1

$x y$	Nand
0 0	1
0 1	1
1 0	1
1 1	0

0 1	1
1 0	1
1 1	1

x	Not
0	1
1	0

x Nand y

$x y$	Or
0 0	0

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 19

Boolean functions

x And y x Or y

x y	And
0 0	0
0 1	0
1 0	0
1 1	1

x Nand y

x y	Nand
0 0	1

Not(x)

0 1	1
1 0	1
1 1	0

x y	Or
0 0	0
0 1	1
1 0	1
1 1	1

x y	Xor
0 0	0
0 1	1
1 0	1
1 1	0

x	Not
0	1
1	0

x Xor y

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 20

Boolean functions

x And y x Or y

Not(x)

$x \ y$	And
0 0	0
0 1	0
1 0	0
1 1	1

$x \ y$	Or
0 0	0
0 1	1
1 0	1
1 1	1

y	Not
0	1
1	0

Boolean function evaluation (example):

Boolean functions

x And y x Or y

Not(x)

$x \ y$	And
---------	-----

0 0	0
-----	---

0 1	0
1 0	0
1 1	1

0 0	0
0 1	1
1 0	1
1 1	1

y	Not
0	1
1	0

$x \ y$	O
---------	---

Boolean function evaluation (example):

Not(x Or (y And z)) Evaluate this function for, say, $x = 0$, $y = 1$, $z = 1$

Not(0 Or (1 And 1)) =

Not(0 Or 1) =

Not(1) =

0

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 24

Chapter 1: Boolean logic

Theory



• Basic concepts •

Nand

Practice

• Logic gates

- HDL

Multi-bit buses

- Introduction • Chips

- Hardware simulation •

Project 1

- Guidelines

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 25

The expressive power of Nand



Observations

- Not can be realized using Nand

- $\text{Not}(x) = x \text{ Nand } x$

Thus:

- $x \text{ And } y = \text{Not}(x \text{ Nand } y)$
- And can be realized using Nand

- $x \text{ Or } y = \text{Not}(\text{Not}(x) \text{ And } \text{Not}(y))$
- Or can be realized using Nand

(De Morgan)

Theorem: Any Boolean function can be realized using only Nand.

Proof : Any Boolean function can be expressed as a truth table. Any truth table can be expressed as a Boolean function using only Not, And, and Or (synthesized as a DNF, Disjunctive Normal Form). Combined with the above observations, Q.E.D.

The expressive power of Nand

Theorem: Any Boolean function can be realized using only Nand.

The expressive power of Nand

Theorem: Any Boolean function can be realized using only

Nand. Implication: Any computer can be built from Nand gates

only:



Computers:

Machines that realize
Boolean functions:



$f(\text{input bits}) = \text{output bits}$

OK, so we *can* build a computer from Nand gates

only. **But... how can we *actually* do it?**

That's what the Nand to Tetris course is all about!

Chapter 1: Boolean logic



Theory • Basic
concepts

• Nand

Practice

- Logic gates
- HDL
- Hardware simulation •

Multi-bit buses

Project 1

- Introduction • Chips
- Guidelines

Chapter 1: Boolean logic

Theory

- Basic concepts • Nand

Practice

- Logic gates
- HDL
- Hardware simulation •

Multi-bit buses


Project 1

- Introduction • Chips
- Guidelines


Logic gates

- Elementary gates (Nand, And, Or, Not, ...)
- Composite gates (Mux, Adder, ...)

Elementary gates



```
if (a==1 and b==1)
then out=0 else out=1
```



if

(a==1 or b==1)

=0



use particular gates?

then out=1 else out=0



```
if (in==0)
then out=1 else out=0
```

And

```
if (a==1 and b==1)
```

- Because either {Nand} or {And, Or, Not} (as well as other subsets of Boolean operators) can be used to span any given Boolean function •
- Because they have efficient and direct hardware implementations.

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 32

Elementary gates




And if (a==1
and b==1)

then out=1 else out=0




circuit



if (a==1 or b==1) then out=1
else out=0

And Circuit implementations (conceptual):



Or circuit



3 gates

```
if (a==1 and b==1 and  
    c==1) then out=1 else  
    out=0
```

And3



gates



```
c==1) then out=1 else  
out=0
```

Possible
implementations:

And3

```
if (a==1 and b==1 and
```

Physical Logical



does not deal with physical implementations (circuits, transistors,... that's EE,
not CS)

- We'll focus on logical implementations.

- This course

Chapter 1: Boolean logic

Theory

- Basic concepts • Nand

Practice



- Logic gates
- HDL
- Hardware simulation •

Multi-bit buses

Project 1

- Introduction • Chips
- Guidelines

Building a chip




Xor

a

b

out

```
if((a == 0 and b == 1) or (a == 1 and b  
== 0)) out = 1  
else  
out = 0
```



(an arbitrary image found on the Internet...)


The process

- Design the chip architecture
- Specify the architecture in HDL • Test the chip in a hardware simulator • Optimize the design
- Realize the optimized design in silicon.

Building a chip



Xor
b



```
if ((a == 0 and b == 1) or (a == 1 and b  
== 0)) out = 1  
else  
    out = 0
```

The process

(an arbitrary image found on the Internet...)

- ✓ Design the chip architecture
- ✓ Specify the architecture in HDL ✓
- Test the chip in a hardware simulator •

Optimize the design


- Realize the optimized design in silicon.

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 38

Design:

Requirements

a	b	out
---	---	-----



Xor
b
out

0
0
1


1 chip that delivers
this

1 Requirement Build a

functionality if ((a == 0 and b == 1) or (a == 1 and b == 0)) out = 1

else

out = 0



```
Or (Not(a) And b)) */ CHIP Xor {
  IN a, b;
  OUT out;
  PARTS:
  // Missing implementation
}
```

```
set (APIs): */ ...
Not (in = , out = ); And (a = , b =
, out = ); Or (a = , b = , out = );
Xor (a = , b = , out = ); ...
```

UML style file


/** Chips



Nand to Tetris /
39

www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide

Design: Implementation



a

Not

in

a

b

out

a

b

Or

notb

And
out

out


aAndNotb

diagram out

Gate

in out out
nota b
out And

b a
Not notaAndb



```
/** out = (a And Not(b)) Or (Not(a)
```

```
And b)) */ CHIP Xor {
```

```
IN a, b;
```

```
OUT out;
```

```
PARTS:
```

```
// Missing implementation
```


UHD test file

```
/** Chips  
set (APIs):  
*/ ...
```

```
Not (in =  
, out =  
); And (a  
= , b = ,  
out = );
```

```
Or (a = , b = , out = ); Xor (a = ,  
b = , out = ); ...
```

Design: Implementation



```
CHIP Xor {
  IN a, b;
  OUT out;
  PARTS:
    // Missing implementation
}
```

```
set (APIs): */ ...

Not (in = , out = ); And (a = , b =
, out = ); Or (a = , b = , out = );
Xor (a = , b = , out = ); ...
```

UHF style file

/** Chips



Nand to Tetris /
41

www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide

Design: Implementation

out



a

Not

in
a

b

out

notb

And

b
Or

aAndNotb

a

out

out

in

Not
nota
out

b
And

out

b

notaAndb

}

HDL style file



/** Chips
set (APIs):
*/ ...

Not (in =
, out =
); And (a
= , b = ,
out =);

/** out = (a And Not(b)) Or (Not(a

And b)) */ CHIP Xor {

IN a, b;

OUT out;

PARTS:


// Missing implementation

Or (a = , b = , out =); Xor (a = ,
b = , out =); ...

Design: Implementation



a Not b notb out aAndNotb a out
in a out And b
Not b And
out out
b a notaAndb



```
Or (Not(a) And b)) */ CHIP Xor {
```

```
IN a, b;
```

```
OUT out;
```

```
PARTS:
```

```
Not (in=a, out=nota);
```

```
Not (in=b, out=notb);
```

```
And (a=a, b=notb, out=aAndNotb);
```

```
And (a=nota, b=b, out=notaAndb);
```

```
set (APIs): */ ...
```

```
Not (in = , out = ); And (a = , b =
```

```
, out = ); Or (a = , b = , out = );
```

```
Xor (a = , b = , out = ); ...
```

```
/** Chips
```



Nand to Tetris /
43

www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide

Design: Implementation



And

out

a

Not

in

a

b

out

notb

b
Or

aAndNotb

a

out

out

in

Not
nota
out

b
And

out

b

notaAndb

```
Not (in=b, out=notb);  
And (a=a, b=notb,  
out=aAndNotb); And  
(a=nota, b=b,  
out=notaAndb);
```

```
/** Chips  
set (APIs):  
*/ ...
```

```
Not (in =  
, out =  
); And (a  
= , b = ,  
out = );
```

```
/** out = (a And Not(b)) Or (Not(a)  
And b)) */ CHIP Xor {
```


```
IN a, b;  
OUT out;
```

PARTS:

```
Not (in=a, out=nota);
```

```
Or (a = , b = , out = ); Xor (a = ,  
b = , out = ); ...
```

Question: What is the missing HDL line?




```
Or (Not(a) And b)) */ CHIP Xor {
```

```
IN a, b;
```

```
OUT out;
```

```
PARTS:
```

```
Not (in=a, out=nota);
```

```
Not (in=b, out=notb);
```

```
And (a=a, b=notb, out=aAndNotb);
```

```
And (a=nota, b=b, out=notaAndb); Or
```

```
(a=aAndNotb, b=notaAndb, out=out); }
```

```
/** Chips
```

```
set (APIs): */ ...
```

```
Not (in = , out = ); And (a = , b =
```

```
, out = ); Or (a = , b = , out = );
```

```
Xor (a = , b = , out = ); ...
```



Nand to Tetris /
45

www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide

Interface / Implementation



And

out

a

Not

in

a

b

out

notb

b
Or

aAndNotb

a

out

out

in

Not
nota
out

b
And

out

b

a

notaAndb

And (a=a,
b=notb,

gate
interface

gate
Implementation



```
/** out = (a And Not(b)) Or  
(Not(a) And b) */ CHIP Xor {  
  IN a, b;  
  OUT out;
```

PARTS:

Not (in=a, out=nota);

Not (in=b, out=notb);

```
out=aAndNotb); And (a=nota,  
b=b, out=notaAndb); Or  
(a=aAndNotb, b=notaAndb,  
out=out); }
```

A logic gate has: • One

Hardware description languages

Observations

- HDL: a functional / declarative language
- An HDL program can be viewed as a textual / declarative specification of a chip diagram
- The order of HDL statements is insignificant.



```
/** out = (a And Not(b)) Or (Not(a) And b) */  
CHIP Xor {  
  IN a, b;  
  OUT out;  
  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);
```

```
And (a=a, b=notb, out=aAndNotb);  
And (a=nota, b=b, out=notaAndb);  
Or (a=aAndNotb, b=notaAndb, out=out);  
}
```

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 47

Hardware description languages

HDLs • Minimal and simple

• Provides all you need for this course • Documentation:

[The Elements of Computing Systems / Appendix 2: HDL](#)

Common HDLs • VHDL

- Verilog
- ...

Our HDL

- Captures the essence of other



```
/** out = (a  
And Not(b))  
Or (Not(a)  
And b)) */  
CHIP Xor {  
  IN a, b;  
  OUT out;
```

```
PARTS:
Not (in=a, out=nota);
Not (in=b, out=notb);
And (a=a, b=notb, out=aAndNotb); And
(a=nota, b=b, out=notaAndb); Or
(a=aAndNotb, b=notaAndb, out=out); }
```

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 48

Chapter 1: Boolean logic

Theory

- Basic concepts • Nand

Practice



• Logic gates



• HDL

• Hardware simulation •

Multi-bit buses

Project 1

- Introduction • Chips
- Guidelines

Hardware simulation (in a

nutshell) `CHIP Xor {`



hardware



```
Not (in=a,  
out=nota);  
Not (in=b,  
out=notb);  
And (a=a,
```

HDL code

```
b=notb, out=aAndNotb); And (a=nota, b=b, out=notaAndb); Or  
(a=aAndNotb, b=notaAndb, out=out); }  
(desktop / legacy version)
```

simulator

Simulation

options •

Interactive

- Script-based.

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 50



1. Load an
HDL program

Interactive simulation

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 51



3. evaluate the

chip logic 1. Load an HDL
program

2. manipulate
input pins

4. inspect
output pins

HDL code

5. inspect
internal pins

Hardware simulation in a nutshell

```
CHIP Xor {
```

```
  IN a, b;  OUT out;
```



HDL code

```
  Not (in=a, out=nota);  
  Not (in=b, out=notb);  
  And (a=a, b=notb, out=aAndNotb);  And (a=nota, b=b,  
out=notaAndb);
```

hardware

```
  load Xor.hdl,
```

test script

```
Or (a=aAndNotb, b=notaAndb, out=out);
```

simulator



```
}  
    output-file  
    And.out,  
  
    output-list a b out;  
    set a 0, set b 0, eval, output;  
    set a 0, set b 1, eval, output;  
    set a 1, set b 0, eval, output;  
    set a 1, set b 1, eval, output;
```

Simulation options



- Interactive
- Script-based.

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 53

Script-based simulation

Xor.hdl

- “Automatic” testing
- Replicable testing.



```
CHIP Xor {
  IN a, b;
  OUT out;

  PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb); And
(a=nota, b=b, out=notaAndb); Or
(a=aAndNotb, b=notaAndb, out=out); }
```



```
load
Xor.hdl;
set a 0,
set b 0,
eval;
set a 0,
set b 1,
eval;
set a 1, set b 0, eval;
set a 1, set b 1, eval;
```

Benefits:

test script = sequence of
commands to the simulator

Script-based simulation, with an output file

Xor.hdl

IN a, b;

OUT out;

PARTS:

Not (in=a,
out=nota);

Not (in=b,
out=notb);

tested chip
Xor.tst

CHIP Xor {

load Xor.hdl,
output-file Xor.out,
output-list a b out;
set a 0, set b 0, eval,
output; set a 0, set b 1,

```
eval, output; set a 1, set b 0, eval, output;
And (a=a, b=notb, out=aAndNotb); And
(a=nota, b=b, out=notaAndb); Or
(a=aAndNotb, b=notaAndb, out=out);
```

} values will be written to the output file

test script


- Repeat:

The logic of a typical test script

- Initialize:

- Loads an HDL file
- Creates an empty output file
- Lists the names of the pins

□ Set (inputs), eval (chip logic), output (print)



a	b
0	0
0	1
1	1

Output File, created by the test script, as a side-effect of the simulation process



test script

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 56

Script-based simulation

2. run
the script



1. Load a test script test

script

Script-based simulation



inspect the
2. run output file the
script 1. Load a
test script

test
script
Xor.out
t
 0 | 0 | 0 | | 0
 | 1 | 1 | | 1 |
 0 | 1 | | | 1 | 1
 | 0 |



Script-based simulation



load

```
CHIP Xor {
  IN a, b;
  OUT out;

  PARTS:
    Not (in=a, out=nota);
    Not (in=b, out=notb);
    And (a=a, b=notb, out=aAndNotb); And
(a=nota, b=b, out=notaAndb); Or
(a=aAndNotb, b=notaAndb, out=out); }
```

```
Xor.hdl,
output-file Xor.out,
output-list a b out;
set a 0, set b 0, eval,
output; set a 0, set b 1,
eval, output; set a 1, set b
0, eval, output; set a 1, set
b 1, eval, output;
```



Xor.out

a	b	out


0	0	0
0	1	1
1	0	1

1	1	0
---	---	---

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 59

Script-based simulation, with a compare file

```
Not (in=a, out=nota);
Not (in=b, out=notb);
And (a=a, b=notb, out=aAndNotb); And
(a=nota, b=b, out=notaAndb); Or
(a=aAndNotb, b=notaAndb, out=out); }
```



```
CHIP Xor {
  IN a, b;
  OUT out;
```

PARTS:

```
Xor.hdl,
output-file Xor.out,
compare-to Xor.cmp,
```

```
output-list a b out;          eval, output; set a 1, set b
set a 0, set b 0, eval,      0, eval, output; set a 1, set
output; set a 0, set b 1,    b 1, eval, output;
```

le logic • When each output l

command is executed,

Xor.out

Simulation-with-compare-fi

a	b	out	0	0	0
---	---	-----	---	---	---

the outputted line is not the same the
compared to the
corresponding line in
the compare file

- If the two lines are

not the same the

a

b

1	1	0	1	1
0				

Script-based simulation, with a compare file

Xor.hdl



```
CHIP Xor {  
  IN a, b;  
  OUT out;  
  
  PARTS:  
    Not (in=a, out=nota);  
    Not (in=b, out=notb);  
    And (a=a, b=notb, out=aAndNotb); And  
(a=nota, b=b, out=notaAndb); Or  
(a=aAndNotb, b=notaAndb, out=out); }
```

```
Xor.hdl,  
output-file Xor.out,  
compare-to Xor.cmp,  
output-list a b out;  
set a 0, set b 0, eval,  
output; set a 0, set b 1,  
eval, output; set a 1, set b  
0, eval, output; set a 1, set  
b 1, eval, output;
```

[Experimenting with Built-In Chips](#)

Xor.out

	a		b		out			0		0		0
--	---	--	---	--	-----	--	--	---	--	---	--	---

Demos:

|
Xor.cmp


	a		b		out			0		0		0
--	---	--	---	--	-----	--	--	---	--	---	--	---

|

[Building and Testing](#)

[HDL-based Chips](#)

[Script-Based Chips](#)



Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 61

Chapter 1: Boolean logic

Theory

• Basic concepts • Nand

Practice



• Logic gates



• HDL



• Hardware

simulation • Multi-bit

buses

Project 1

• Introduction • Chips

• Guidelines

Multi-bit bus

- Sometimes we wish to manipulate a *sequence of bits* as a single entity
- Such a multi-bit entity is called “bus”

Example: 16-bit bus


15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 0 1 0 0 0 1 1 0 1 1 1 0 1

LSB = Least
significant bit

MSB = Most
significant bit

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 63

Working with buses: Examples




```

a:      IN a[16], b[16],
1 ...1  c[16];      OUT out[16];
1
b: 0 ...1 0 c: 0 ...0 1

out: 1 ...1 0

```



Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 64

Working with buses: Examples



```
IN a[16], b[16];  
OUT out[16];
```

PARTS:

...

}

b¹⁶

15...



PARTS:

```
CHIP Adder3Way {
```

```
  a:
```

```
  1 ...1
```

```
    IN a[16], b[16],
```

```
    c[16];
```

```
  1
```

```
    OUT out[16];
```


```
  /
```

```
  Adder(a= , b= ,
```

```
  out= );  Adder(a= ,
```

```
  b= , out= ); }
```


Working with buses: Examples



16-bit
16
out

PARTS:
...
}
b¹⁶
adder

IN a[16], b[16]; OUT out[16];



be

OUT out[16];

, treated as a single entity


15 ...
b: 0 ... 1 0 c: 0 ... 0 1
out: 1 ... 1 0

Adder(a=ab, b=c,
out=out); }

Creates an internal
bus pin (ab)

PARTS:
Adder(a=a , b=b, out=ab);

Working with individual bits within buses



```
IN a, b;  OUT out;  ...  
}
```

```
/* 4-way And: Ands 4 bits.  
*/ CHIP And4Way {  
  IN a[4];  
  OUT out;
```

1 0
3 2
a: 0 1 1 1

out: 0

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 67

Working with individual bits within buses

```
/* Returns 1 if a==1 and b=  
0 otherwise. */  
CHIP And {
```






```
*/ CHIP
And4Way {
  IN a[4];
  OUT out;
```


```
/* 4-way And: Ands 4 bits.
```

```
    1 0
    3 2    PARTS:
        ); 1    );
a:
0 1 1
And(a= , b= , out= And(a= , b= , out=
    And(a= , b= , out= ); }
out: 0
```

Working with individual bits within buses



```
IN a, b;  OUT out;  
...  
}
```



`a[4],`

```
OUT out;
```

subscripted.

Input bus pins can be

```
1 0
PARTS:
3 2 out=and01); 1 b=a[2], out=and012);
a:
0 1 1
And(a=a[0], b=a[1], And(a=and01,
out: 0 And(a=and012, b=a[3],
out=out); }
```

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 69

Working with individual bits within buses

```
/* Returns 1 if a==1 and b==1,
0 otherwise. */
CHIP And {
```



```
IN
a[4];
OUT
out;
```



Input
bus
pins
can be

```
IN a, b;  OUT out;
...
}
```

```
/* 4-way And: Ands 4 subscribed.
bits. */ CHIP And4Way {
```

```
1 0
3 2 PARTS:
```

```
And(a=and012,
b=a[3], out=out); }

a:
0 1 1
And(a=a[0], b=a[1],
out=and01); 1
3 2
out: 0 1 0

And(a=and01,
b=a[2], out=and012);
```

```
/* Bit-wise And of
two 4-bit inputs */
```

```
1 b[4];
```



```
CHIP And4 {  IN a[4],
```

b: 0 0 1 1

OUT `out[4];`

out: 0 0 0 1



Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 70

Working with individual bits within buses



}

IN a, b; OUT out;

...



bits. bus pins can be
*/ subscripted.

```
CHIP  
And4Way  
{  
  IN  
  a[4];  
  OUT  
  out;
```

```
/* 4-way And: Ands 4
```

```
1 0
```

```
3 2 PARTS:
```

```
a:
```

```
0 1 1
```

```
And(a=a[0], b=a[1],  
out=and01); 1
```

```
3 2
```

```
out: 01 0
```

```
And(a=and01,  
b=a[2], out=and012);
```

```
CHIP And4 { IN a[4],
```

```
a:
```

```
0 1 0
```

```
1
```

```
b[4];
```

```
b: 0 0 1 1 out: 0 0 0 1
```

Input

```
And(a=and012,  
b=a[3], out=out); }
```

```
/* Bit-wise And of  
two 4-bit inputs */
```



PARTS:
And(a= , b= ,
out=); And(a= ,
b= , out=);
And(a= , b= ,
out=.); And(a= ,
b= , out=); }

OUT out[4];

Nand to Tetris / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 71

Working with individual bits within buses



```
IN a, b;  OUT out;  
...  
}
```

IN
a[4];
OUT
out;

Input
bus
pins
can be



```
/* 4-way And: Ands 4 subscripted.  
bits. */ CHIP And4Way {
```

```

1 0
3 2 PARTS:

a:
0 1 1
And(a=a[0], b=a[1],
out=and01); 1

And(a=and01,
b=a[2], out=and012);

3 2
out: 0 1 0

And(a=and012,
b=a[3], out=out); }


/* Bit-wise And of
two 4-bit inputs */

```

```

CHIP And4 {
a:
1

```



```

IN a[4], b[4];      Output bus pins

```

```

PARTS:
And(a=a[0], b=b[0],
out=out[0]);
And(a=a[1], b=b[1],
out=out[1]);
And(a=a[2], b=b[2],
out=out[2]);
And(a=a[3], b=b[3],
out=out[3]); }
can be subscripted

```

Additional essential tips:

[The Elements of Computing Systems / Appendix 2: HDL](#)

```

OUT out[4];

```

Chapter 1: Boolean logic



Theory

• Basic concepts • Nand



Practice

• Logic gates

• HDL

• Hardware simulation •

Multi-bit buses

Project 1

• Introduction • Chips

• Guidelines

Chapter 1: Boolean logic

Theory

- Basic concepts • Nand

Practice

- Logic gates
- HDL
- Hardware simulation •

Multi-bit buses

Project 1

- Introduction • Chips
- Guidelines

Built-in chips

We provide built-in versions of the chips built in this course (in `tools/builtInChips`).
For example:

Xor.hdl

```
/** Sets out to a Xor b  
*/ CHIP Xor {  
  IN a, b;  OUT out;
```



```
  Not (in=a, out=nota);  
  Not (in=b, out=notb);  
  And (a=a, b=notb, out=aAndNotb); And  
  (a=nota, b=b, out=notaAndb); Or
```

Xor.hdl

```
  Sets out to a Xor b  
  CHIP Xor {
```

Internal
implementation

```
  LTIN Xor;  
  (a=aAndNotb, b=notaAndb, out=out); }
```

Behavioral simulation

```
// Implemented in Java / Javascript / ... }
```

A built-in chip has the same interface
as the regular chip, but a different
implementation

- Before building a chip in HDL, one can implement the chip logic in a high-level language
- Enables experimenting with / testing the chip abstraction before actually building it
- Enables high-level planning and testing of hardware architectures.

Demo: [Loading and testing a built-in chip in the hardware simulator](#)

Hardware construction projects

Key players:

Architect

- Decides which chips are needed
- Specifies the chips

Developers

- Build / test the chips



In Nand to Tetris:

The architect is the course team; the developers are the students


For each chip, the architect supplies:

- Chip API (skeletal HDL program = stub file)
- Test script
- Compare file
- Built-in chip

Given these resources, the developers (students) build the chips.

The developer's view (of, say, a Xor gate)


IN a, b;



```
load Xor.hdl,  
output-file  
Xor.out,          test script  
compare-to Xor.cmp  
output-list a b  
out;  
  
output; set a 0, set b 1,  
eval, output; set a 1, set b  
0, eval, output; set a 1, set  
b 1, eval, output;
```

PARTS:


// Implementation missing }



set a 0, set b 0, eval,

compare Xor.cmp
file
| a | b |out|


- How the chip is supposed to behave (.cmp)
- How to test the



	0		0		0			0		1
	1			1		0		1		
1		1		0						

The developer's view (of, say, a Xor gate)

IN a, b;




PARTS:

```
// Implementation missing }
```

load Xor.hdl,

ou
(o
co
ou
ou



```
set a 0, set b 0, eval,  
output; set a 0, set b 1,  
eval, output; set a 1, set b  
0, eval, output; set a 1, set  
b 1, eval, output;
```

These files specify:

- The chip interface (.hdl)

compare Xor.cmp

file

| a | b | out |

Implement the chip (complete the
supplied `hdl` file), using these

- How the chip is supposed to behave (`.cmp`)
- How to test the chip (`.tst`)

The developer's task:



	0		0		0			0		1
	1			1		0		1		
1		1		0						

Nand to Tetrís / www.nand2tetris.org / Chapter 1 / Copyright © Noam Nisan and Shimon Schocken Slide 78

Project 1

abstraction

machine
language

assembler



abstraction hardware
platform

building a
computer abstraction


computer building

ALU, RAM abstraction


chips building elementary

logic gates
gates

Project 1



gates
Project
1



Build 15 elementary logic gates